Hardware specification, verification and synthesis: mathematical aspects : proceedings